Welcome to C&S Technology
TRITON-II
TRITON-M
NEPTUNE
Mobile TV
TRITON-C
CRONUS
RHEA
URANUS
JUPITER
VoIP
MoIP
CoIP
STB
HOME NETWORK
T.A.S
S.D.S
IT - SOC
 
 
HOME / Product / bnc / URANUS
URANUS
URANUS is the high-performance multimedia processor that deals with multimedia data including video & audio data on Internet or in wireless communication environments. URANUS supports H.263 and MPEG-4 SP@L1 for Video Codec and enables all the programs for Audio/Voice Codec, so that it may make it possible to effectively load not only Voice Codec like G.723.1/G.711/G.729 but also various Audio Decoders like MP3/AAC. This processor uses the ARM920T as a main processor to handle the communication protocols like H.324 and control the Video/Audio coprocessor. In addition, it has built in various peripherals for communication protocol processing, auxillary processors for Video Codec and DSP-based auxillary processors for Video ot Audio. This processor has a built-in power control unit for various applications ranged from wireless communication to Internet, so that it may be applied to all areas from low-power applications to high-powered ones.

 Features

Video CODEC
    1) Compliant with MPEG-4 Simple profile Level 3 video CODEC standard (ISO/IEC 14496)
    2) Programmable SW video CODEC(H.261)
    3) SW JPEG encoding/decoding
    4) Embedded 32bit RISC core (ARM920T)
    5) Hardware CODEC
        - Half-pel level high speed motion estimation 
        - Block level motion compensation 
        - High speed DCT / regional IDCT
        - High speed (R)VLC / (R)VLD 
        - AC / DC Prediction
        - 4-MV, Unrestricted motion vector
        - H.263 backward compatibility
        - Slice resynchronization
        - Data partitioning
        - I-VOP, P-VOP
    6) Effective pre / post processor for video in/out interface
    7) High speed DMA access channel
    8) Embedded SDRAM / ROM / SRAM controller (8/16/32 bit data access)
    9) Error detection, error cancellation mode for error prone applications
    10) Programmable H.223 muxing / demuxing scheme
    11) Various peripherals for system integration
    12) Optimized internal bus architecture based on AMBA
    13) Configurable internal bus architecture : 2 x 16bit / 1 x 32bit bus configuration
    14) Internal unified cache for CODEC flow programmability
    15) JTAG interface
    16) Max 30 frames/sec in CIF size
    17) Built-in high quality de-blocking algorithm
    18) S/W error detection / concealment for wireless applications

Voice / audio CODEC
    1) Teaklite DSP core base design
    2) Fully programmable CODEC
    3) G.723.1 / G.711 / G.729 / G.726 / AMR voice CODEC
    4) DTMF tone detection / generation
    5) LEC / AEC
    6) VAD / CNG
    7) AAC LC v.1 / MP3 audio decoding

Single-chip Feature
    1) Enhanced external host interface (8/16/32 bit external bus for external host)
    2) 2 channel UART 
    3) Interrupt controller
    4) Power management unit
    5) Clock Control unit
    6) POR & Safe Reset Controller 
    7) Watch Dog Timer
    8) Programmable general purpose I/O ports
    9) IIC for video CODEC interface
    10) On chip PLL
    11) IIS for audio CODEC
    12) Key pad interface
    13) 2 channel Ethernet controller
    14) Smart Media Card interface
    15) IrDA interface
    16) PCMCIA interface

Post processor
    1) Image display On / Off
    2) Image clipping On / Off
    3) 2, 3/2, 1, 3/4, 1/2, 1/4 Image Size Display
    4) Coefficient programmable 7 tap horizontal filtering on output filtering
    5) 2 tap vertical filtering
    6) Various image display mode (dual small / single large / rational display)
    7) 256 color OSD (On Screen Display) capability
    8) Alpha - blending function
    9) Graphic user interface support 
    10) CCIR 601/656 8 bit interface 4:2:2 support
    11) RGB 8bit interface support
    12) Built-in PIP(Picture-In-Picture) display
    13) NTSC ? PAL format display compatibility

Target characteristics
    1) Performance : 
        - Video CODEC : 80MHz encoding/decoding
        - CPU : FCLK 160MHz
        - Audio CODEC : 100MHz encoding/decoding 
    2) Target process : 0.18um CMOS (STD130)
    3) Max 30 frames/sec for CIF size encoding and decoding simultaneously
    4) Operation voltage : 1.8V +/-

( Block Diagram )